The FSF-AD15000A is a single input analog-to-digital converter FMC, designed to be
electrically and mechanically compatible with the ANSI/VITA 57.1 specification. Using
two AD9625 ADCs clocked on opposite edges of a low jitter 2.5 GHz clock, a 5 GSPS
interleaved data stream is produced.

In this video learn about the FSF-AD15000A, the Xilinx VC707/09 boards and how it is an ideal starting point for broadband, high fidelity waveform digitization experimentation.

0:00 Introduction
0:27 Overview of the FSF-AD15000A
2:27 Xilinx VC707 Board
2:37 Xilinx Requirements
4:31 Analog Devices AD9625
5:36 Ideal ADC Interleaving
8:04 Real – World ADC Interleaving
8:34 Requirements for Level and Phase Matching
9:12 Cancelling Interleaving Artifacts
12:50 Measured Results cont… Zoomed Xilinx Vivado ILA screen capture
13:41 Summary

***

For over 25 years, Fidus has been delivering electronic product design and development solutions for extraordinarily complex, high bandwidth and low latency projects and firmly remains placed as AMD’s Premier Partner. Our FPGA and ASIC, hardware, software, FPGA, verification, wireless, mechanical, and signal integrity teams work to innovate, design and deliver next-generation products for customers in emerging technology markets. With over 400 customers and 3000+ completed projects, we have teams of domain experts available to extend your capacities seamlessly and commitment to getting designs and prototypes to market faster, and right the first time. Learn more at http://www.fidus.com.